L Number	Hits	Search Text	DB	Time stamp
1	2	("6158650").PN	USPAT; EPO; JPO; DERWENT;	2003/03/24 07:59
2	13	("5046415"   "5155895"   "5395040"   "5460316"   "5492266"   "5505367"   "5535936"   "5681387"	USOCR USPAT	2003/03/24 07:55
		"5804248"   "5813331"   "5825629"   "5921462"   "5934545").PN.		
3	811	parallel near circuit near board	USPAT; EPO; JPO; DERWENT;	2003/03/24 08:02
4	213	parallel near circuit near boards  USOCR USPAT; EPO; JPO; DERWENT		2003/03/24 08:02
5	212	parallel adj circuit adj boards  USOCR USPAT; EPO; JPO; DERWENT;		2003/03/24 08:03
6	46	(parallel adj circuit adj boards) and solder  USOCR USPAT; EPO; JPO; DERWENT; USOCR		2003/03/24 08:23
7	13	("3745512"   "4284311"   "4682833"   "4917614"   "5037316"   "5122066"   "5306168"   "5410258"   "5443398"   "5545051"   "5556286"   "5591941"   "5593322").PN.	USPAT	2003/03/24 08:07
9	12 186	5876219.URPN. 174/\$.ccls. and interposer	USPAT USPAT; EPO; JPO; DERWENT; USOCR	2003/03/24 08:10 2003/03/24 08:26
10	52	(174/\$.ccls. and interposer) and (through adj hole)	USPAT; EPO; JPO; DERWENT; USOCR	2003/03/24 08:26
11	43	((174/\$.ccls. and interposer) and (through adj hole)) and solder	USPAT; EPO; JPO; DERWENT; USOCR	2003/03/24 09:08
12	11	("5477933"   "5483421"   "5598036"   "5659203"   "5834848"   "5973406"   "5973930"   "6163462"   "6177728"   "6177731"   "6191952").PN.	USPAT	2003/03/24 08:28
13	23	("4814855"   "5121299"   "5191174"   "5239448"   "5306546"   "5316788"   "5373627"   "5468681"   "5477082"   "5479703"   "5504035"   "5583321"   "5591941"   "5633533"   "5637832"   "5675889"   "5715144"   "5764485"   "5773884"   "5784262"   "5796589"   "5812378"   "5999415").PN.	USPAT	2003/03/24 08:31
14		("4642889"   "5218761"   "5258648").PN.	USPAT	2003/03/24 08:36
15 16	22	5491303.URPN.	USPAT	2003/03/24 08:36
	5	("3971610"   "5477933"   "5483421"   "5491303"   "5531021").PN.	USPAT	2003/03/24 09:03
17	3	("4642889 <sup>°</sup>   "5218761"   "5258648").PN.	USPAT	2003/03/24 09:03
18	22	5491303.URPN.	USPAT	2003/03/24 09:04
19	5	("4770641"   "5474458"   "5491303"   "5969952"   "6404043").PN.	USPAT	2003/03/24 09:04
20	464	(174/263).CCLS.	USPAT; EPO; JPO; DERWENT; USOCR	2003/03/24 09:16

21	43751	(insulative or insulating or insulation) adj (substrate or	USPAT;	2003/03/24 09:17
		interposer)	EPO; JPO;	
			DERWENT;	
22	000	(Constable to the later to the	USOCR	
22	220	((insulative or insulating or insulation) adj (substrate or	USPAT;	2003/03/24 09:19
		interposer)) and (plated adj through adj hole)	EPO; JPO;	
			DERWENT;	
00			USOCR	
23	149	(((insulative or insulating or insulation) adj (substrate or	USPAT;	2003/03/24 09:20
		interposer)) and (plated adj through adj hole)) and	EPO; JPO;	
		(solder or (solder adj ball))	DERWENT;	
			USOCR	
24	6	("3576941"   "4470195"   "5030137"   "5428190"	USPAT	2003/03/24 09:22
		"5949657"   "RE36845").PN.		
25	13	("4202007"   "4598167"   "4912603"   "4927983"	USPAT	2003/03/24 09:25
		"5001605"   "5097593"   "5264325"   "5424492"	33.7	2000/00/24 09.23
		"5439766"   "5451721"   "5477933"   "5487218"		
		"5490040").PN.		

# United States Patent [19]

## MacKay

[11] Patent Number: 4,862,588

Date of Patent: [45]

Sep. 5, 1989

### [54] METHOD OF MAKING A FLEXIBLE INTERCONNECT

[75] Inventor: Colin A. MacKay, Austin, Tex.

[73] Assignee: Microelectronics and Computer Technology Corporation, Austin, Tex.

[21] Appl. No.: 222,487

[22] Filed: Jul. 21, 1988

Int. Cl.4 ...... H01R 13/24 U.S. Cl. ...... 29/884; 29/854 Field of Search ...... 29/854, 857, 847, 874, 29/884

### [56] References Cited

U	.S. PAT	ENT DOCUMENTS
2,396,725	3/1946	Thomas, Jr
3,430,182	2/1969	Blanche .
3,541,222	11/1970	Parks et al 439/66 X
3,680,037	7/1972	Nellis et al 439/66 X
3,852,878		
4,024,631	5/1977	Castillero 29/847
		Tracy 29/854
4,125,310	11/1978	Reardon, II .
4,199,209	4/1980	Cherian et al
4,540,229	9/1985	Madden ,
4,552,420	11/1985	Eigenbrode .

### FOREIGN PATENT DOCUMENTS

58672 5/1978 Japan ...... 29/847

### OTHER PUBLICATIONS

An Advance High Density Interconnect System for Military/Space Applications.
T. Chung et al., "High Performance High Density Con-

nectors Utilizing Multiple Layer Metal/Polymer Construction", 1987.

Primary Examiner-Timothy V. Eley Attorney, Agent, or Firm-Fulbright & Jaworski

A method of making a flexible interconnect for connection between stacks of electronic components. The method includes punching a plurality of holes through a flexible insulating material, plating copper studs into the holes extending out of at least one side and preferably both sides of the flexible material, and electrically interconnecting some of the plated studs by interconnects supported by the flexible material. The interconnects may be supported from the outside of the flexible material or embedded therein. Dummy studs may be provided in the flexible material extending to the outside and aligned with studs extending on the other side of the insulating material which are connected to the electrical interconnects.

7 Claims, 4 Drawing Sheets

